Express Mail: EV355345772US Date of Deposit: September 19, 2003

In re Patent Application of : Docket No.: YOR920030403US1

Chandramouli Visweswariah : Group Art Unit:

Serial No.: To be Assigned : Examiner:

Filed: Herewith : Date: September 19, 2003

For: SYSTEM AND METHOD FOR STATISTICAL TIMING ANALYSIS

OF DIGITAL CIRCUITS

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents Box Patent Application Washington, D.C. 20231

Sir:

Pursuant to 37 C.F.R. §§ 1.56, 1.97 and 1.98, Applicants' attorney wishes to bring to the attention of the Patent and Trademark Office the document listed on the accompanying form PTO-1449. A copy of the listed document is enclosed. It is respectfully requested that the Examiner consider the cited document and return an initialed copy of the form PTO-1449.

The filing of this Information Disclosure Statement shall not be construed as a representation that a search has been made, or as an admission that the information cited is considered to be material to patentability, or as a representation that no other material information exists.

by

Respectfully submitted,
Attorney for the Applicant(s)

1111

J. Percello

33,206

IBM Corporation

Intellectual Property Law Department

P. O. Box 218

Yorktown Heights, N. Y. 10598 Telephone No.: (914) 945-3145 Fax No.: (914) 945-3281

Express Mail: EV355345772US
Date of Deposit: September 19,
2003

FORM PTO-1449 (Modified) LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)										ATTY. DOCKET NO.: YOR920030403US	1	SERIAL NO.: CONFIRMATION NO.		
										APPLICANT: Chandramouli Visweswariah				
										FILING DATE: HEREWI	ТН	GROUP:		
REFERENCE I	ESIG	NAT	TO!	N					U.S. PAT	ENT DOCUMENTS				
EXAMINER INITIALS		DOCUMENT NUMBER						DATE	NAME		CLASS	SUBCLASS	FILING DATE (IF APPRO.)	
	AA					<u></u>	_							
	AB			_	\dashv	_	_							
	AC													
 	AD		_	_	4	4								
	AE					-								
	AF	H	_		-	+								
	AG													
		-					T	FO	REIGN P	ATENT DOCUMENTS				
	:	DOCUMENT NUMBER					DATE		COUNTRY	CLASS	SUBCLASS	TRANSLATION YES NO		
······································	АН													
		•		•				OTHER ART (Inc	cluding Au	ithor, Title, Date, Pertinen	t Pages, etc.)			
	Al	1					_			ction of Digital Integra . 932-937, Design Aut		•	K. Kalafala, S.R.	
		Fast Statistical Timing Analysis By Probabilistic Event Propagation, by Jing-Jia Liou, Kwang-Ting Cheng Sandip Kundu, and Angela Krstic, pp. 661-666, Design Automation Conference 2001											ing Cheng,	
	AK	Explicit Computation of Performance as a Function of Process Variation by Lou Scheffer, TAU '02, pp. 1-8												
	1	AL Timing Yield Estimation from Static Timing Analysis, by Anne Gattiker, Sani Nassif, Rashmi Dinakar, and Chris Long, pp. 437-442, International Symposium on Quality Electronic Design, 2001. AM J. A. G. Jess and C. Visweswariah, "System and method for statistical modeling and statistical analysis of integrated circuits," U.S. Patent Application number 01/184,329 filed with the U.S. Patent Office on June 27, 2002.												
	AM													
EXAMINER										DATE CONSIDERE	D			
								, whether or not citatext communication to		onformance with MPEP 609	9. Draw line thro	ough citation if no	t in conformance and	